

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053718 A1

(51) International Patent Classification⁷: **G06F 15/80**

(21) International Application Number:
PCT/US2003/038893

(22) International Filing Date: 5 December 2003 (05.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/431,154 5 December 2002 (05.12.2002) US
10/727,811 4 December 2003 (04.12.2003) US

(71) Applicant: **GEMICER, INC.** [US/US]; 324 Commercial Street, 2nd Floor, Manchester, NH 03101 (US).

(72) Inventors: **STEFAN, Gheorghe**; 257 Myrtle Street, Manchester, NH 03104 (US). **TOMESCU, Dan**; 92 Bassett Avenue, Richmond Hill, Ontario L4B 4G1 (CA).

(74) Agents: **TUCCILLO, Nicholas, J., Esq.** et al.; McCormick, Paulding & Huber LLP, City Place II, 185 Asylum Street, Hartford, CT 06103-3402 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: CELLULAR ENGINE FOR A DATA PROCESSING SYSTEM



(57) Abstract: A data processing system (102) includes an associative memory device (104) containing n-cells, each of the n-cells includes a processing circuit (130). A controller (100) is utilized for issuing one of a plurality of instructions to the associative memory device (104), while a clock device (106) is utilized for outputting a synchronizing clock signal comprised of a predetermined number of clock cycles per second. The clock device (106) outputs the synchronizing clock signal to the associative memory device (104) and the controller which globally communicates one of the plurality of instructions to all of the n-cells simultaneously, within one of the clock cycles.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

CELLULAR ENGINE FOR A DATA PROCESSING SYSTEM

CROSS REFERENCE TO RELATED APPLICATIONS

5 This application claims priority to U.S. Provisional Application Serial No. 60/431,154 entitled "ENHANCED VERSION OF CONNEX MEMORY", and filed on December 5, 2002, hereby incorporated by reference in its entirety. The subject matter of this application relates to pending U.S. Patent Application Serial No. 09/928,151 entitled "A MEMORY ENGINE FOR THE INSPECTION AND
10 MANIPULATION OF DATA", filed on August 10, 2001 and U.S. Patent Application entitled "DATA PROCESSING SYSTEM FOR A CARTESIAN CONTROLLER", filed December 4, 2003, both of which are herein incorporated by reference in their entirety.

15 FIELD OF THE INVENTION

The invention relates generally to an engine for a data processing system, and more particularly, to a cellular engine for a data processing system that implements an active associative memory device, or associative engine, to increase data processing speeds and efficiency.

BACKGROUND OF THE INVENTION

Automated or semi-automated data processing systems are integral components in a wide variety of applications. Typically, data management systems are embedded within a larger computerized apparatus or system and serve to assist or facilitate those applications running in the larger computerized system, such as by performing necessary arithmetic operations, data conversion or the like.

As is known, basic data processing systems may be categorized as single instruction, single data stream (SISD) devices and typically utilize, in their simplest expression, a processor, an interface and a memory device. The

processor performs directed tasks in response to instructions inputted either by a user, or by another component of an overall system. In performing its designated tasks, the processor relies upon the interface to communicate commands, such as data requests, to the memory device, as well as to receive thereby specified data stored within the memory device.

Known data processing systems most often utilize conventionally addressed memory devices. That is, known data systems utilize memory devices which include defined locales therein, each locale having its own particularized address. In this manner, should the processor desire to add the value stored at address A with the value stored at address B, the memory device will proceed to the specific, addressed locations, or cells, within the memory device, and communicate these values, via the interface, to the processor where the appropriate summation can occur. In such systems, the nature and capability of the integral components, that is, the nature and capabilities of the processor and the memory devices, are well defined and distinct from one another. Figure 1 depicts such a known data processing system wherein processor 2 operates in response to tasks inputted via input line 4. An interface 6 is thereafter utilized to communicate instructions, such as data requests, to the memory device 8, as well as to receive thereby specified data stored within the memory device 8.

It is also known that data processing systems may include more than one processor and memory device, and further, that these multiple components may be part of a system that executes multiple streams of instructions. These multiple instruction streams, multiple data streams (MIMD) devices can be viewed as large collections of tightly coupled SISD devices where each processor in the system, although operating in overall concert with the other integrated processors, is responsible for a specific portion of a greater task. That is, the effectiveness of MIMD devices is typically limited to those specified arenas where the problem to be solved lends itself to being parsable into a plurality of similar and relatively independent sub-problems. The nature and capabilities of

those integral components of MIMD devices are also well defined and distinct from one another.

Another known data processing system involves single instruction,
5 multiple data streams (SIMD) devices. These SIMD devices utilize an arbitrary number of processors which all execute, in sync with one another, the same program, but with each processor applying the operator specified by the current instruction to different operands and thereby producing its own result. The processors in a SIMD device access integrated memory devices to get operands
10 and to store results. Once again, the nature and capabilities of those integral components of a SIMD device are well defined and distinct from one another in that computations are executed by the processors that must have some type of access to a memory device to do their job.

15 While known data processing systems are therefore capable of processing large amounts of data, the defined and unchanging nature of the processors and memory devices limits the speed and efficiency at which various operations may be completed.

20 Various architectures have also been constructed which utilize another class of memory devices which are not conventionally addressed. These memory devices are typically described as being 'associative' memory devices and, as indicated, do not catalog their respective bits of data by their location within the memory device. Rather, associative memory devices 'address' their
25 data bits by the nature, or intrinsic quality, of the information stored therein. That is, data within associative memory devices are not identified by the name of their locations, but from the properties of the data stored in each particular cell of the memory device.

30 A key field of fixed size is attached to all data stored in most associative memory devices. A search key may then be utilized to select a specific data field, or plurality of data fields whose attached key field(s) match the search

key, from within the associative memory device, irrespective of their named location, for subsequent processing in accordance with directed instructions.

While the implementation of associative memory devices is therefore
5 known, these devices have always been utilized as specialized blocks, or components, within known data processing systems employing standard processors, interfaces and conventionally addressed memory devices. That is, although known associative memory devices do not employ conventional addressing protocols, they are incapable of processing the information
10 themselves, relying instead upon known processors and external memory devices in a manner consistent with known SISD, SIMD and MIMD architectures.

With the forgoing problems and concerns in mind, the present invention therefore seeks to provide an engine for a data processing system that
15 overcomes the above-described drawbacks by utilizing an active associative memory device using variable-size keys whose cells, by selectively acting as both a processor and a memory device, never have to access a separate memory block to do their jobs, thus substantially reducing processing, computational and communication times.

20

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an efficient data
processing system.

25

It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active associative memory, or associative engine device, in a manner which increases data processing speeds and efficiency.

30

It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active associative memory, or associative engine device whose cells, by selectively

acting as both a processor and a memory device, never have to access a separate memory block to do their jobs.

5 It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active associative memory device, or associative engine, whose individual cells can selectively process a given instruction based upon their respective state as set by a globally propagated instruction or query.

10 It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active associative memory device, or associative engine, whose individual cells can selectively process, in parallel, a given instruction based upon their respective state, all within a single clock cycle.

15 It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active memory device, or cellular engine, that allows the use of variable-length key fields.

20 It is another important aspect of the present invention to provide a cellular engine for a data processing system that implements an active memory device, or cellular engine, whose structure is homogeneous, thus allowing the very same piece of information stored in memory to be (part of) either the key field or data field at different times during the execution of a program.

25 It is another object of the present invention to provide a cellular engine for an efficient data processing system that enables the dynamic limitation of the search space within an active associative memory device.

30 It is another object of the present invention to provide a cellular engine for an efficient data processing system that provides for the selective accessibility of either end of the cell array.

It is another object of the present invention to provide an engine for an efficient data processing system which is capable of regulating data transmission between two or more cells within an associative memory device.

5 According to one embodiment of the present invention, a data processing system includes an associative memory device containing n -cells, each of the n -cells includes a processing circuit. A controller is utilized for issuing one of a plurality of instructions to the associative memory device, while a clock device is utilized for outputting a synchronizing clock signal comprised of a
10 predetermined number of clock cycles per second. The clock device outputs the synchronizing clock signal to the associative memory device and the controller globally communicates one of the plurality of instructions to all of the n -cells simultaneously, within one of the clock cycles.

15 These and other objectives of the present invention, and their preferred embodiments, shall become clear by consideration of the specification, claims and drawings taken as a whole.

BRIEF DESCRIPTION OF THE DRAWINGS

20

Figure 1 is a block diagram illustrating a known SISD data processing architecture.

25 Figure 2 is a block diagram showing the general configuration of a data processing system, including a memory engine and a synchronizing clock element, according to one embodiment of the present invention.

Figure 3 is a block diagram showing a more detailed view of the memory engine shown in Figure 2.

30

Figure 4 is a block diagram showing the structure of a cell, or processing element, according to one embodiment of the present invention.

Figure 5 is a block diagram showing the structure of the transcoder.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5 Figure 2 depicts the architectural relationship between a controller 100, hereinafter referred to as the Cartesian Controller (CC), and a cellular engine 102, hereinafter referred to as the Connex Engine (CE). A synchronizing clock circuit 106 is utilized to coordinate the operation of the CC 100 and the CE 102 such that one of a plurality of instructions may be issued by the CC 100 and
10 transferred to the CE 102 for parallel execution and processing.

 The clock circuit 106 is capable of outputting a predetermined number of clock cycles per second, and the CC 100 is capable of performing an internal operation such that the CC 100 may perform one of a plurality of internal
15 operations while also issuing in parallel one of a plurality of instructions to the CE 102 within a single clock cycle.

 As depicted in Figure 3, the CE 102 is made up of an array of active cells, or processing elements, embodied as the Connex Memory (CM) 104 and a RAM
20 (random access memory) containing a plurality of vectors 108, each vector having the same storage capacity as the CM 104 and thus being capable of selectively storing the entire contents of the CM 104. That is, the CE 102 includes the CM 104 having n - cells and the associated vector memory 108, which is under the control of the sequential CC 100. In one embodiment of the present
25 invention, the purpose of the memory vectors 108, is to allow for search, insert and delete operations to be performed on character strings longer than may be accommodated within the CM 104, and to offer a lower cost of implementation and reduced power dissipation, as will be discussed in more detail later.

30 It will be readily appreciated that the present invention contemplates that the CE 102 may have any number of circuit-specific configurations without departing from the broader aspects of the present invention provided that the CC 100 is capable of issuing commands to, and receiving data from, the CE 102.

Referencing Figure 3, each n -bit cell in the CM 104 contains the following registers:

- 'mark' - a one-bit marker register;
- 5 • 'w' - the main register, which plays a role similar to that of an accumulator in a more conventional design, while also being associated with a number of general registers equal to the number of memory vectors.

Notations: Let x be a bit field of length m and y be a bit field of length n : $\{x, y\}$ denotes a bit field of length $m + n$ formed by appending y to x . The notation can be generalized to any number of bit fields, e.g. for three arguments: $\{a, b, c\} = \{a, \{b, c\}\} = \{\{a, b\}, c\}$.

Let r be an $(n + 1)$ -bit register and $n \geq k \geq 0$: $r[k]$ denotes the $(k + 1)$ -th bit in r , counting from the right end ($k = 0$) to the left end ($k = n$).

Let r be an $(n + 1)$ bit register and $n \geq m > k \geq 0$: $r[m:k]$ denotes a bit field of length $m - k + 1$, $\{r[m], r[m-1], \dots, r[k]\}$.

Therefore, the contents of an m -bit cell within the CM 104 are the contents of its w register appended to the contents of its *mark* register:

cell $[m-1:0] = \{\text{mark}, \text{value}\}$
 value $[m-2:0] = \{\text{ext}, \text{symbol}\}$
 symbol $[m-3:0]$

where *ext* stands for the extension bit, used to create an alphabet of special values (for *ext* = 1).

An important aspect of the present invention resides in the ability of each m -bit cell within the CM 104 to actively process data in addition to storing data. The processing of data may occur either within each m -bit cell, or by affecting the cell immediately to the left or right of a predetermined cell. It should be noted that by enhancing the functionality of each m -bit cell within the CM 104 in this manner, the present invention exhibits a system-level behavior that is more

complex and, as such, exceeds the performance of other data processing systems.

5 It is another important aspect of the present invention that the ability to actively process data at the cell level within the CM 104 is accomplished, in part, by the ability of each cell to be 'marked', which is part of the condition, or predicate, designating it as a cell which will subsequently perform a task, or execute an operand, on itself, or an adjacent cell within the CM 104.

10 Returning to Figure 3, for the purposes of the present invention, a cell is considered 'marked' if the one-bit, internal cell register *mark* = 1 and is considered 'not marked' if *mark* = 0. Moreover, the CM 104 has a 'left limit' and a 'right limit' that can be dynamically adjusted by issuing specialized instructions. In addition, the 'search space' of the CM 104 is that segment of the
15 CM 104 which is delimited by the left limit and the right limit. It will be readily appreciated that the internal cell register *mark* may be greater than one bit in length without departing from the broader aspects of the present invention.

As mentioned previously, the execution of code supplied to the CE 102 is
20 driven by the CC 100. The CE 102/CC 100 interface makes use of four special registers, as shown in Figure 3:

- 'INR' 112 - data input register - all CE 102 instructions get their (immediate) data argument (if any) from INR (supplied by CC 100);
- 'OUTR' 114 - data output - contains the 'no mark' bit and a value. If
25 at least one of the cells is marked, OUTR contains 0 followed by the value contained in the first marked cell; otherwise OUTR contains 1 followed by an implementation-dependent special value, such as 11...1;
- 'OPR' 116 - instruction register, contains the operation code for the current CE 102 instruction (the source is a dedicated field in the CC 100
30 instruction);
- 'VAR' 118 - address register for the vector memory. The VAR 118 register is updated by special CC 100 instructions and is used as an argument to instructions that explicitly manipulate vectors; The VAR 118 register is also used

in the execution of all operations involving the general registers associated with cells.

As further represented in Figure 3, input/output lines 120 may be selectively utilized to access both ends of the CM 104. As utilized herein, the input/output lines 120 have the following meaning:

- 'left_in' 122 = {w, mark, eq, first}, by default all are 0 (eq = 1 means that the two operands in the cell are equal; first = 1 means the cell is the first marked cell);
- 10 • 'left_out' 124 = {w, mark, eq, first}, come from the first cell;
- 'right_in' 126 = {w, mark, eq, first}, by default all are 0;
- 'right_out' 128 = {w, mark, eq, first}, come from the last cell.

15

Figure 4 illustrates one embodiment of an internal structure of the *m*-bit cells within the CM 104. As shown in Figure 4, the internal structure of each cell includes the following circuits:

- **ALU**: arithmetic and logic unit 130 that performs addition, subtraction, comparisons, and bitwise logic functions
- 20 • **leftMux**: multiplexer 131 which selects the left operand for ALU from:
 - ✧ **w**: the value stored in the accumulator register 134
 - ✧ **in**: the value received from the input register 112
 - 25 ✧ **memOut**: the value read from the vector memory addressed by the vector address register, VAR 118
- **aluMux**: multiplexer 133, which selects the value to be loaded into the accumulator register (w 134) from:
 - ✧ **w**: the value stored in the accumulator register 134
 - 30 ✧ **fromLeft**: the value stored in the accumulator register of the left cell
 - ✧ **fromRight**: the value stored in the accumulator of the right cell

1 1

- ✧ the output of **ALU 130**
- **w**: the accumulator register **134**
- **mark**: the marker register
- tristate output buffers
- 5 • **DECODE**: a combinational circuit **137** which decodes the instructions according to the local context generated by:
 - ✧ **localFlags**: generated by **ALU**
 - ✧ **leftFlags**: the flags received from the left cell
 - ✧ **rightFlags**: the flags received from the right cell
 - 10 ✧ **class_i**: classification code received from the **TRANSCODER** generating:
 - command codes for **leftMux**, **rightMux**, **ALU**, **aluMux**, **mark**, **tristate buffers**
 - flags from neighboring cells
 - 15 ▪ **state_i** bit of the cell for the **TRANSCODER**

The Transcoder

Figure 5 illustrates the organization of the **TRANSCODER**, a circuit
 20 integrated with the **CE 102** and acting as part of a control interconnection network. That is, the **TRANSCODER** is utilized, in part, to classify each cell according to:

- its state bit (**state_i**), (i.e. the local state)
 - the state bits of all cells, (i.e. the global state)
 - 25 • the current instruction to be performed,
- into the following categories:
- marked cell
 - first marked cell
 - last marked cell
 - 30 • cell within limits (the limits are stored in a memory area of the **TRANSCODER**)
 - active cell.

It will be readily appreciated that other cell categories could be added to the above without departing from the broader aspects of the present invention.

The TRANSCODER receives from each cell a state bit (**state_0, state_1, ..., state_(n-1)**) and sends back to each cell a 3-bit code specifying the class(es) to which it belongs (**class_0, class_1, ..., class_(n-1)**).

The building blocks of the transcoder are:

- **OR Prefixes:** a circuit **140** calculating mainly the relative positions of cells according to the classification to be performed
- **Limit memory:** two latches **141** used to store information about the limits
- **MUXs:** multiplexers **142** which, based on the current instruction, select the class of each cell

The TRANSCODER can be implemented in two different ways in order to optimize its size and speed:

- a linear version for small values of n
- a bi-dimensional version (for large values of n), containing a **LINE TRANSCODER** and a **COLUMN TRANSCODER**, each having a size of the order $O(n^{1/2})$.

Another important aspect of the present invention, therefore, is the ability of the CC **100** to issue instructions to the CE **102** and cause such instructions to be broadcast, in parallel and in a single clock cycle, to all cells within the CM **104**. Those cells meeting the criteria set out in the instructions from the CC **100** may, for example, independently and selectively mark themselves, simultaneously in the same clock cycle, whereby subsequent instructions or operations, in the following clock cycle, may be effectuated according to the resulting classification, again in parallel and in a single clock cycle.

It is therefore another important aspect of the present invention that the **TRANSCODER** not only classifies each cell in accordance with its local state, for example, its marked or non-marked state, but also in accordance to its global state and the current instruction. That is, while one aspect of a cell's classification by the **TRANSCODER** may be that a particular cell's local state is 'marked', it is also important for such a cell to 'know' its 'global state' with respect to all other cells, such as whether the 'marked' cell is the 'first marked' cell or the 'last marked' cell.

By way of an example, suppose certain cells within the **CM 104** have been marked, via some property of these cells as indicated by an instruction from the **CC 100** in the previous clock cycle, as follows: (marked cells being represented by bolded numbers in the string):

CM: 2 5 2 7 6 4 10 ...

Suppose next that the instruction "addr 5" is broadcast to all cells within the **CM 104**, again in parallel and in a single clock cycle, where vector 5 in the vector memory **108** is as follows:

Line 5: 3 4 7 8 2 5 12 ...

All marked cells within the **CM 104** will then add the contents of their data field to the contents of the corresponding element in vector 5, with the result of this operation being stored in the respective cells of the **CM 104**, as follows:

CM: 5 9 2 7 6 9 10 ...

As indicated by the example above, the marked/non-marked state of each cell within the **CM 104** is not affected by the particular instruction issued by the **CC 100** (in this example; although as noted, certain instructions will affect the marked state of each cell within the **CM 104**). Moreover, all addition operations

are executed simultaneously (that is, in parallel with one another) and internal to each marked cell within a single clock cycle.

As further indicated by the example above, the data processing system of the present invention can implement, at the system level, operations defined on vectors of values; in this example the vector values are the CM 104 data and vector 5 of the vector memory 108. In this regard, the data processing system of the present invention includes a CE having a CM 104 with a linear array of *active* cells (i.e., processing elements) where each cell within the CM 104 has one or more marker bits and one accumulator (134); at same time, at the level of each cell, the corresponding elements of all vectors can be seen as a set of associated registers. (the number of associated registers is therefore equal to the number of vectors 108).

Moreover, it is another important aspect of the present invention that by concatenating the accumulators and individual associated registers of each cell within the CM 104 respectively, the data processing system of the present invention provides for operations on vectors of values, thereby enabling matrix computations and the like.

As contrasted to SIMD and MIMD systems, discussed in the Background of the present invention, the data processing system of the present invention does not rely upon an unchanging and strict delineation between the operations of a processor and a linked memory device.

In the data processing system of the present invention, information may be stored for retrieval in the CM 104, but conventional "memory address" is not a concept; although each cell within the CM 104 may itself selectively process information in response to globally issued commands, it is not a processor *per se*, although each cell within the CM 104 does contain a processing circuit, as discussed previously; and the performance of the data processing system of the present invention is strictly a linear function of its size and applicable across a

wide range of programs/applications in a manner that is not exhibited by other known programmable machines.

5 It will be readily appreciated that the data processing system of the present invention is not limited in the nature and configuration of the processing circuit contained within each of the n - cells in the CM 104.

In accordance with the present invention, the CE 102 has a rich set of instructions, grouped in the following classes:

- 10
- **global management** - setting and resetting the CM 104 limits; exchanging data between the CM 104 and RAM vectors 108;
 - **search/access** - associative access to one or more of the cells of the CM 104;
 - **marker manipulation**;

15

 - **data store and transfer**;
 - **arithmetic and logic**;
 - **conditional**; and
 - **index**.

20 Note that all instructions for the CE 102 are executed in a single machine cycle.

The CE 102 does not itself have access to a program memory to fetch its instructions - every cycle its cells expect to get an operation code in a special
25 register, but it takes a different entity, in the present case, the CC 100, to do it for them; the code is sequential and there needs to be a single point of access to fetch it. The main job of the CC 100 is therefore to drive the execution of the programs of the CE 102, i.e., fetch instructions to be executed by individual cells and place them in an internal register; at the same time, it serves as a gateway to
30 CE 102 and thereby takes care of all input/output interactions. The CC 100 also executes simple sequential operations without which it would be impossible to write meaningful code for such a machine: one class of such operations are the

so-called "control primitives", i.e., those instructions that are used to code decision-making sequences (e.g. *if*, *while*, *repeat*, etc).

Pseudocode

5

In the following, pseudocode that uses a notation inspired from the C programming language is utilized to specify informally the semantics of most instructions of the CE 102. It will be readily appreciated that this kind of description is not intended to limit the expression of the actual implementation of instructions, and that other expressions are also contemplated by the present invention.

10

A special pseudo-statement, *forall*, describes actions executed by sets of cells in parallel; its syntax may be expressed as:

15

- <forall statement> ::= forall [(<forall condition>)] <statement>;
- <forall condition> ::= marked
l in searchSpace;

Consider the following three variants of *forall*:

20

1. forall
 <action>;
2. forall (in searchSpace)
 <action>;
3. forall (marked)
 <action>;

25

Variant 1 may be utilized to specify an action executed by all the cells in the CM 104. Variant 2 may be utilized for an action involving all the cells in the search space (see above), while variant 3 applies to cases when all marked cells execute the specified action.

30

At the level of each cell, the complete data set needed to execute all the instructions, together with their names used in pseudo-code, are:

- the cell's registers (including associated registers), i.e. w , $mark$, $r0$, $r1$, ..., rN ; and
- the content of the cell's right and left neighbors, i.e. $right_w$, $right_mark$, and $left_w$, $left_mark$ respectively.

5

At the same time, predicates $first_mark$ and $last_mark$ can be evaluated at the cell level; the former is true for the leftmost marked cell in CM, while the latter is true in the case of the rightmost marked cell.

10 Global Management Instructions

ldl *<value>*: load line immediate; the contents of all CM cells (markers and w registers) are restored from the memory vector selected by the value generated to the input of VAR:

15

CM = RAM[VAR];

stl *<value>*: store line immediate; the contents of all CM cells (markers and w registers) are saved to the memory vector selected by the value generated to the input of VAR

20

RAM[VAR] = CM;

llim: left limit; sets the left limit of the search space to the first marked cell. No markers are affected. Note that the left limit is the leftmost cell affected by search/access instructions.

25

rlim: right limit; sets the right limit of the search space to the first marked cell. No markers are affected. Note that the right limit is the rightmost cell affected by basic search/access instructions.

30

droplim: remove limits; the left limit is set to the leftmost CM cell, while the right limit is set to the rightmost CM cell. No markers are affected.

Search/Access Instructions

Note: All the instructions described in this section act only within the limits of the search space; arguments are m-1 bit values available in the input register (INR).

find <value>: identifies all the cells holding values equal to the argument. For every cell where a match is found, the marker bit of its right neighbour is set to one; all the other marker bits are set to 0:

```
10      forall (in searchSpace)
          mark = (left_w == INR)? 1: 0;
```

match <value>: compares values stored in all marked cells to the argument. If a match is found in a given cell, the marker bit of the following cell is set to 1; all the other marker bits are set to 0:

```
20      forall (in searchSpace)
          mark = (left_mark && left_w == INR)? 1: 0;
```

lfind <value>: find and mark left; identifies all cells holding a value equal to the argument. For every cell where a match is found, the marker bit of its left neighbour is set to one; all the other marker bits are set to 0:

```
25      forall (in searchSpace)
          mark = (right_w == INR)? 1: 0;
```

lmatch <value>: match and mark left; compares values stored in all marked cells to the argument. If a match is found in a given cell, the marker bit of the preceding cell is set to 1; all the other marker bits are set to 0:

```
30      forall (in searchSpace)
          mark = (right_mark && right_w == INR)? 1: 0;
```

markall: marks all cells in the search space:

```
forall (in searchSpace)
    mark = 1;
```

5

addmark *<value>*: marks all the cells containing a value equal to the argument; no other markers are affected:

```
forall (in searchSpace) {
10     if (w == INR)
        mark = 1;
}
```

15 **mark** *<value>*: marks all the cells containing a value equal to the argument; all the other marker bits are set to 0.

```
forall (in searchSpace)
    mark = (w == INR)? 1: 0;
```

20 **clr** *<value>*: clears the marker bit of all cells containing a value equal to the argument.

```
forall (in searchSpace) {
    if (w == INR)
25     mark = 0;
}
```

Marker Manipulation Instructions

30 **clrf:** clear first; clears the first (i.e. leftmost) marker.

20

```
forall {  
    if (first_mark)  
        mark = 0;  
}
```

5

trace: duplicates markers leftward.

```
forall {  
    if (right_mark)  
        mark = 1;  
    if (mark)  
        mark = 1;  
}
```

10

15 **keep1:** keep last; clears all markers except the last (i.e. rightmost) one.

```
forall {  
    if (!last_mark)  
        mark = 0;  
}
```

20

clr1: clear last; clears the last (i.e. rightmost) marker.

```
forall {  
    if (last_mark)  
        mark = 0;  
}
```

25

left: shifts all markers one cell to the left.

30

```
forall  
    mark = right_mark;
```

2 1

right: shifts all markers one cell to the right.

forall

mark = left_mark;

5

cright: conditional shift right; all markers are shifted one cell to the right unless their right neighbour contains a value equal to the argument, in which case 11...1 is substituted for that value.

10

forall {

if (left_mark && w == INR) {

mark = 0;

w = 11...1;

}

15

if (left_mark && w != INR)

mark = 1;

if (mark)

mark = 0;

}

20

cleft: conditional shift left; all markers are shifted one cell to the left unless their left neighbour contains a given value, in which case 11...1 is substituted for the value.

25

forall {

if (right_mark && w == INR) {

mark = 0;

w = 11...1;

}

30

if (right_mark && w != INR)

mark = 1;

if (mark)

mark = 0;

}

Data store and transfer instructions

nop: no operation:

5 **reset** <value>: stores a value in all cells. No markers are affected.

forall

 w = INR;

10 **get:** the value stored in the first marked cell is sent to the CM output and its marker moves one position to the right. No other markers are affected.

forall {

 if (first_mark) {

15 OUTR = w;

 mark = 0;

 }

 if (left_mark is first_mark)

 mark = 1;

20 }

back: the value stored in the first marked cell is sent to the CM output and its marker moves one position to the left. No other markers are affected.

25 forall {

 if (first_mark) {

 OUTR = w;

 mark = 0;

 }

30 if (right_mark is first_mark)

 mark = 1;

 }

set *<value>*: stores a value in the first marked cell. Markers are not affected.

```
5      forall (marked) {  
          if (first_mark)  
              w = INR;  
      }
```

10 **setall** *<value>*: stores a value in all marked cells. Markers are not affected.

```
      forall (marked)  
          w = INR;
```

15 **ins** *<value>*: inserts a value before the first marked cell. The contents of all cells to the right of the insertion point are shifted one position to the right. Note that the value initially held in the rightmost cell is lost in the process.

```
      forall {  
          if (right of first_mark)  
20              w = left_w;  
          if (first_mark)  
              w = INR;  
          mark = left_mark;  
      }
```

25

del: deletes the value stored in the first marked cell. The cell remains marked and the contents of all cells to the right of the deletion point are shifted one position to the left.

24

```
forall {  
    if (first_mark)  
        w = right_w;  
    if (right of first_mark) {  
5        w = right_w;  
        mark = right_mark;  
    }  
}
```

10 **cpr**: copy right; for all marked cells, copies the whole cell contents (w register and marker) to the right neighbour.

```
forall {  
    if (left_mark)  
15        w = left_w;  
        mark = left_mark;  
}
```

20 **cpl**: copy left; for all marked cells, copies the whole cell contents (w register and marker) to the left neighbour.

```
forall {  
    if (right_mark)  
        w = right_w;  
25        mark = right_mark;  
}
```

30 **ccpr** <value>: conditional copy right; for all marked cells, copies the value held in register w to the right neighbour; markers are also copied, unless a value equal to the argument is stored in w.

25

```

forall {
    if (left_mark && left_w != INR) {
        w = left_w;
        mark = 1;
5      }
    else
        mark = 0;
}

```

10 **ccpl** <value>: conditional copy left; for all marked cells, copies the value held in register w to the left neighbour; markers are also copied, unless a value equal to the argument is stored in w.

```

forall {
15      if (right_mark && right_w != INR) {
        w = right_w;
        mark = 1;
      }
    else
20      mark = 0;
}

```

25 **ld** <address>: load immediate; for all marked cells, load into w the value held in register <r>, part of the RAM vector selected by the value generated to the input of VAR.

```

forall (marked)
    w = <r>;

```

30 **st** < address>: store immediate; for all marked cells, move the value held in w to register <r>, part of the RAM vector selected by the value generated to the input of VAR.

```
forall (marked)
    w = <r>;
```

Arithmetic & Logic Instructions

5

All arithmetic instructions are carried out on m-2 bit numbers represented in 2's complement: the operand <op> is one of the associated cell registers (part of the RAM vector selected by the value generated to the input of VAR), or a m-2 bit number supplied by the controller:

10

```
<op> ::= INR[m-3:0](immediate value) | r(RAM vector element)
```

add <op>: add the operand to the w register of all marked cells. Markers are not affected.

15

```
forall (marked)
    w += <op>;
```

fadd <op>: full add, with the right extension being treated as a carry (see add).

20

```
forall {
    if (mark)
        w += (<op> + right_w[m-2]);
    if (left_mark)
        w[m-2] = 0;
}
```

25

sub <op>: subtract the operand value from the value stored in the w register of all marked cells. No markers are affected.

30

```
forall (marked)
    w -= <op>;
```

fsub <op>: full subtract, with the right extension being treated as a carry (see sub).

```

    forall {
5         if (mark)
            w -= (<op> + right_w[m-2]);
            if (left_mark)
                w[m-2] = 0;
    }

```

10

half [<op>]: for all marked cells, divide by 2 the register operand and store the result in w. No markers are affected.

```

    forall (marked)
15         w = {<op>[m-2:m-3], <op>[m-3:1];

```

fhalf [<op>]: full half; for all marked cells, divide by 2 the register operand and store the result in w, to which 100...0 is added if the least significant bit of the left cell is 1. Markers are not affected.

20

```

    forall (marked)
        w = {<op>[m-2], left_w[0], <op>[m-3:1];

```

lt <op>: less (or equal); for all marked cells, check whether register w holds a value that is less than, or equal to, that held in <op>; if $w < op$, then the w extension bit is set to 1; the marker bit is set to 0 if $op > w$.

```

    forall (marked) {
        if (w < <op>)
30         w[m-2] = 1;
        if (w > <op>)
            mark = 0;
    }

```

flt <op> : full lt; for all marked cells where $w < op$ or whose left neighbour has the w extension bit set to 1, set the extension bit to 1; the left extension bit is cleared and if $w > op$ the marker is also cleared. This instruction
 5 is used in conjunction with test for comparisons on multiple consecutive cells.

```

    forall {
        if (mark && (w < <op> || left_w[m-2]))
            w[m-2] = 1;
10    if (right_mark)
            w[m-2] = 0;
        if (mark && w > op && !left_w[m-2])
            mark = 0;
    }
15
```

gt <op> : greater (or equal); for all marked cells, check whether register w holds a value that is greater than, or equal to, that held in $<op>$; if $w > op$, then the w extension bit is set to 1; the marker bit is set to 0 if $w < op$.

```

20    forall (marked) {
        if (w > <op>)
            w[m-2] = 1;
        if (w < <op>)
            mark = 0;
25    }

```

fgt <op> : for all marked cells where $w > op$ or whose left neighbour has the w extension bit set to 1, set the extension bit to 1; the left extension bit is cleared and if $w < op$ the marker is also cleared. This instruction is used in
 30 conjunction with test for comparisons on multiple consecutive cells

```

    forall {
        if (mark && (w > <op> || left_w[m-2]))
            w[m-2] = 1;
        if (right_mark)
5         w[m-2] = 0;
        if (mark && w < op && !left_w[m-2])
            mark = 0;
    }

```

10 **test:** For all marked cells containing a value equal to INR the marker bit is set to 0 and if the extension bit of the cell to the left is 1, then register w is assigned 11...1 and the extension bit of the cell to the left is cleared

```

    forall {
15         if (right_mark && right_w == INR)
            w[m-2] = 0;
        if (mark && w == INR && left_w[m-2])
            w = 11...1;
        else if (mark && w == INR)
20         mark = 0;
    }

```

and <op> : bitwise and; for all marked cells, do a bitwise and between register w and <op>. Markers are not affected.

```

25     forall (marked)
        w &= <op>;

```

or <op> : bitwise or; for all marked cells, do a bitwise or between register
30 w and <op>. Markers are not affected.

```

    forall (marked)
        w |= <op>;

```

30

xor <op> : bitwise xor; for all marked cells, do a bitwise xor between register w and <op>. Markers are not affected.

```

    forall (marked)
5      w ^= <op>;

```

Conditional Instructions

The following two instructions use an operand register, <r> (part of the RAM vector selected by the value generated to the input of VAR) and a m-1-bit value from INR.

<r> ::= w(for register w) | r(RAM vector element)

15 **cond <value> [<r>]** : for all marked cells, check whether there is at least one bit set to 1 after executing a bitwise 'and' operation between the two operands.

```

    forall (marked)
20      mark = ((<r> & INR) != 0)? 1: 0;

```

ncond <value> [<r>] : for all marked cells, check whether the result of executing a bitwise 'and' operation between the two operands is 0.

```

25      forall (marked)
        mark = ((<r> & INR) == 0)? 1: 0;

```

Index Instruction

30 **index**: for all marked cells, register w is assigned the value of the cell's relative position with respect to the CM leftmost cell (which has index 0).

As can be seen from the foregoing descriptions and drawing figures, the present invention provides a novel way to process data in a manner which provides increased processing power with a substantial decrease in processing time, silicon area and power consumption. As discussed, the data processing system of the present invention provides for any given instruction and its operand(s) to be communicated, in parallel, to all CM cells, which execute the instruction within the same clock cycle.

Yet another inherent advantage of the data processing system of the present invention involves the ability of each cell within the cellular engine to not only simultaneously execute instructions within a single clock cycle, but to also dynamically limit those cells which execute these globally broadcast instructions via the utilization of both local and global state information. In particular, by utilizing marker bits on an individual cell level, the actual cells within the associative memory are capable of affecting those cells either to the left or right of marked cells in a manner which is heretofore unknown. Therefore, at the system level, the present invention provides for the selective activation, or alteration of the marked state, by associative mechanisms; that is, by the nature or property of the content of the individual cells within the CM 104, rather than a particular designated location address therein.

The present invention therefore combines processing and memory at a very intimate level, meaning that an individual cell of the CM 104 never has to access a separate memory block to do its job. Moreover, operands reside in their own local space at the cell level, therefore results are kept in place, saving communication and processing time, silicon area and power.

It should be noted that some instruction operands are, in fact, broadcast by the CC 100 at the same time as the instruction is globally broadcast.

While the invention had been described with reference to the preferred embodiments, it will be understood by those skilled in the art that various obvious changes may be made, and equivalents may be substituted for

elements thereof, without departing from the essential scope of the present invention. Therefore, it is intended that the invention not be limited to the particular embodiments disclosed, but that the invention includes all embodiments falling within the scope of the appended claims.

WHAT IS CLAIMED IS:

1. A cellular engine for a data processing system, said engine comprising:
 - a data device having n - cells, each of said n - cells being able to store m bits;
 - a vector memory containing p - vectors, each of said p - vectors having a storage capacity of $n \times m$ -bits;
 - a control interconnection network that classifies each of said n - cells in dependence upon a local state of each of said n - cells;
 - an instruction register for accepting an instruction issued from a controller;
 - a clock device for outputting a synchronizing clock signal comprised of a predetermined number of clock cycles per second, said clock device outputting said synchronizing clock signal to said data device and said vector memory; and
 - wherein said engine globally communicates said instruction to all of said n -cells simultaneously within one of said clock cycles, said instruction being executed in parallel by selected cells within said data device, all within one of said clock cycles, in accordance with said classification of each of said n - cells by said control interconnection network.
2. The cellular engine for a data processing system according to claim 1, wherein:
 - said instruction is executed in parallel by all of said n - cells within said data device.
3. The cellular engine for a data processing system according to claim 1, further comprising:
 - a data interconnection network that connects each cell to its right and left neighbors respectively.

4. The cellular engine for a data processing system according to claim 1, wherein:

5 said control interconnection network classifies each of said n - cells in dependence upon both a local state of each of said n - cells and a global state of all of said n - cells.

5. The cellular engine for a data processing system according to claim 4, wherein:

5 each of said n - cells include a state field and a data field, said state field comprising a marker bit for encoding a local state of each of said n - cells; and wherein said marker bit is in one of a marked state and a non-marked state.

6. The cellular engine for a data processing system according to claim 5, wherein:

said state field is modified using associative mechanisms as implemented by said execution of said instruction belonging to a specific subset of instructions

7. The cellular engine for a data processing system according to claim 6, wherein:

5 said data field is modified by executing logic and arithmetic instructions in said n - cells in accordance with said classification of each of said n - cells by said control interconnection network.

8. The cellular engine for a data processing system according to claim 3, wherein:

both of said data interconnection network and said control interconnection network are expandable.

9. The cellular engine for a data processing system according to claim 1, wherein:

said data device is an associative memory device.

10. The cellular engine for a data processing system according to claim 9, wherein:
each of said n - cells in said associative memory device include a processing circuit.
11. An engine for a data processing system, said engine comprising:
a memory device containing n -cells;
a controller for selectively issuing an instruction to said memory device;
a cell classification device which operates in association with a local state
5 of each of said n -cells;
a clock device for outputting a synchronizing clock signal comprised of a predetermined number of clock cycles per second, said clock device outputting said synchronizing clock signal to said memory device and said controller; and
wherein said engine globally communicates said instruction to all n -cells
10 simultaneously, within one of said clock cycles; and
wherein said instruction is executed by selected cells within said memory device in dependence upon said local state of said n - cells as directed by said cell classification device, said execution of said instruction occurring simultaneously in each of said selected cells within one of said clock cycles.
12. The engine for a data processing system according to claim 11, wherein:
said instruction is executed by all of said n - cells within said memory device.
13. The engine for a data processing system according to claim 11, wherein:
said memory device is not conventionally addressed.
14. The engine for a data processing system according to claim 11, wherein:
said memory device is an associative memory device.
15. The engine for a data processing system according to claim 11, wherein:
each of said n - cells includes a processing circuit.

16. The engine for a data processing system according to claim 15, wherein:
said processing circuit has an accumulator.
17. The engine for a data processing system according to claim 11, wherein:
each of said n -cells includes a field having a marker bit; and
said local state reflects one of a marked state and a non-marked state of
said marker bit.
18. The engine for a data processing system according to claim 11, wherein:
said cell classification device operates in association with a global state of
said n -cells; and
wherein said instruction is executed by selected cells within said memory
5 device in dependence upon said local state and said global state of said n - cells as
directed by said cell classification device, said execution of said instruction
occurring simultaneously in each of said selected cells within one of said clock
cycles.
19. The engine for a data processing system according to claim 18, wherein:
said global state utilized by said classification device is determined by said
local states of all said n -cells.
20. The engine for a data processing system according to claim 17, wherein:
said instruction is executed only within those n -cells having said marker
bit set to said marked state.
21. The engine for a data processing system according to claim 11, wherein:
each of said n -cells includes a field having a plurality of marker bits.

22. A data processing system, said data processing system comprising:
an associative memory device containing n -cells, each of said n -cells
including a processing circuit and m - bits of memory capacity;
a controller for issuing one of a plurality of instructions to said associative
5 memory device;
a clock device for outputting a synchronizing clock signal comprised of a
predetermined number of clock cycles per second, said clock device outputting
said synchronizing clock signal to said associative memory device and said
controller; and
10 wherein said controller globally communicates one of said plurality of
instructions to all of said n -cells simultaneously, within one of said clock cycles.
23. The data processing system of claim 22, further comprising:
a classification device for selectively operating in association with a local
state of each of said n -cells; and
wherein one of said plurality of instructions is executed by selected cells
5 within said associative memory device in dependence upon said local state of
said n - cells as directed by said classification device, said execution of said
instruction occurring simultaneously in each of said selected cells within one of
said clock cycles.
24. The data processing system of claim 23, wherein:
each of said n -cells include a state field and a data field, said state field
comprising a marker bit for encoding a local state of each of said n - cells,
thereby indicating one of a marked state and a non-marked state of each of said
5 n -cells.
25. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'load line
immediate' command whereby the contents of all of said n - cells in said marked
state are replaced with data indicated by said 'load line immediate' command.

26. The data processing system of claim 25, further comprising:
a vector memory containing p - vectors, each of said p - vectors containing n -elements having m -bits each; and
said data indicated by said 'load line immediate' command corresponds to
5 one of said p - vectors.
27. The data processing system of claim 24, further comprising:
one of said plurality of instructions issued by said controller is a 'store line
immediate' command whereby the contents of all of said n - cells in said marked
state are saved to a memory vector indicated by said 'store line immediate'
5 command.
28. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'left limit'
command whereby a left limit of a search space is set to a leftmost cell of said n -
cells in said marked state.
29. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'right
limit' command whereby a right limit of a search space is set to a leftmost cell of
said n - cells in said marked state.
30. The data processing system of claim 24, wherein:
said controller may dynamically limit a search space within said n - cells.
31. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'find'
command whereby each of said n - cells holding values equal to an argument
indicated by said 'find' command is identified; and
5 wherein said 'find' command sets said marker bit to said marked state in
each of said n - cells located to the right of said identified n - cells, and sets said
marker bit to said non-marked state in all other of said n - cells.

32. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'match' command whereby each of said n - cells having a marker bit in said marked state and having said data field matching an argument indicated by said 'match' command, is identified; and
5 wherein said 'match' command sets said marker bit to said marked state in each of said n - cells following said identified n - cells, and sets said marker bit to said non-marked state in all other of said n - cells.
33. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'find and mark left' command whereby each of said n - cells holding values equal to an argument indicated by said 'find and left mark' command is identified; and
5 wherein said 'find' command sets said marker bit to said marked state in each of said n - cells located to the left of said identified n - cells, and sets said marker bit to said non-marked state in all other of said n - cells.
34. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'match and mark left' command whereby each of said n - cells having a marker bit in said marked state and having said data field matching an argument indicated by said 'match' command, is identified; and
5 wherein said 'match' command sets said marker bit to said marked state in each of said n - cells located to the left of said identified n - cells.
35. The data processing system of claim 28, wherein:
one of said plurality of instructions issued by said controller is a 'markall' command whereby said marker bit of each of said n - cells within said search space is set to said marked state.

36. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is an
'addmark' command whereby said marker bit of each of said n - cells containing
a value equal to an argument indicated by said 'addmark' command is set to
5 said marked state; and
said 'addmark' command does not affect said marker bit of any other of
said n - cells.
37. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'mark'
command whereby said marker bit of each of said n - cells containing a value
equal to an argument indicated by said 'mark' command is set to said marked
5 state; and
said 'mark' command sets said marker bit to said non-marked state in
each of said n - cells not containing a value equal to an argument indicated by
said 'mark' command.
38. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'clr'
command whereby said marker bit of each of said n - cells containing a value
equal to an argument indicated by said 'clr' command is set to said non-marked
5 state.
39. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'clear
first' command whereby said leftmost of said n - cells having said marker bit set
to said marked state is set to said non-marked state.
40. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'trace'
command whereby said marker bit of all of said n - cells is duplicated leftward in
said associative memory device.

41. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'keep' command whereby said marker bit of all of said n - cells except for a rightmost of said n - cells in said marked state is set to said non-marked state.
42. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'clr' command whereby said marker bit of a rightmost of said n -cells in said marked state is set to said non-marked state.
43. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'left' command whereby all of said marker bits for said n - cells are shifted leftward by one.
44. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'right' command whereby all of said marker bits for said n - cells are shifted rightward by one.
45. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'cright' command whereby all of said marker bits for said n - cells that are in said marked state are shifted rightward by one to a next-right cell unless said next-right cell contains a value equal to an argument indicated by said 'cright' command; and
said 'cright' command replaces said data field of said next-right cell with a predetermined value when said next-right cell contains a value equal to an argument indicated by said 'cright' command.

46. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'cleft' command whereby all of said marker bits for said n - cells that are in said marked state are shifted leftward by one to a next-left cell unless said next-left cell contains a value equal to an argument indicated by said 'cleft' command; and
5 said 'cleft' command replaces said data field of said next-left cell with a predetermined value when said next-left cell contains a value equal to an argument indicated by said 'cleft' command.
47. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'nop' command whereby no operation is executed.
48. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'reset' command whereby said data fields of said n - cells are assigned a value indicated by said 'reset' command.
49. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'get' command whereby a value stored in a leftmost cell of said n - cells in said marked state is outputted from said associative memory device; and
5 said marker bit of said leftmost cell in said marked state is shifted to the right by one cell.
50. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'back' command whereby a value stored in a leftmost marked cell is outputted from said associative memory device; and
5 said marker bit of said leftmost marked cell is shifted to the left by one cell.

51. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'set' command whereby a value indicated by said 'set' command is stored in a leftmost of said n - cells in said marked state.
52. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'setall' command whereby a value indicated by said 'setall' command is stored in all of said n - cells in said marked state.
53. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is an 'ins' command whereby a value indicated by said 'ins' command is stored in one of said n - cells at an insertion point located prior to a leftmost of said n - cells in said
5 marked state; and
said 'ins' command rightwardly shifts a content of each of said n - cells located to the right of said insertion point by one.
54. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'del' command whereby a data field of a leftmost of said n - cells in said marked state is deleted; and
5 said 'del' command leftwardly shifts a content of each of said n - cells located to the right of said leftmost marked cell by one.
55. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'cpr' command whereby contents of all of said n - cells in said marked state are rightwardly copied by one.

56. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'cpl'
command whereby contents of all of said n - cells in said marked state are
leftwardly copied by one.
57. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'ccpr'
command whereby contents of all of said n - cells in said marked state are
rightwardly copied by one, including copying of said marked state; and
5 said 'ccpr' command does not copy said marked state of said n - cells
whose said contents equals a value indicated by said 'ccpr' command.
58. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'ccpl'
command whereby contents of all of said n - cells in said marked state are
leftwardly copied by one, including copying of said marked state; and
5 said 'ccpr' command does not copy said marked state of said n - cells
whose said contents equals a value indicated by said 'ccpl' command.
59. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'ld'
command whereby a value indicated by said 'ld' command is loaded into said
data field in all of said n - cells in said marked state.
60. The data processing system of claim 24, further comprising:
a vector memory containing p - vectors; and
one of said plurality of instructions issued by said controller is a 'st'
command whereby contents of said data field in all of said n - cells in said
5 marked state are copied to a corresponding location in one of said p - vectors as
indicated by said 'st' command.

61. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is an 'add' command whereby a value indicated by said 'add' command is added to said data field in all of said n - cells in said marked state.
62. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'fadd' command whereby a value indicated by said 'fadd' command is added to said data field in all of said n - cells in said marked state; and
5 wherein a leftmost bit of said data field of a cell within said associative memory device positioned to the right of each of said n - cells in said marked state acts as a carry bit.
63. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'sub' command whereby a value indicated by said 'sub' command is subtracted from said data field in all of said n - cells in said marked state.
64. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'fsub' command whereby a value indicated by said 'fsub' command is subtracted from said data field in all of said n - cells in said marked state; and
5 wherein a leftmost bit of said data field of a cell within said associative memory device positioned to the right of each of said n - cells in said marked state acts as a carry bit.
65. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'half' command whereby said data field in all of said n - cells in said marked state is divided by two.

66. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is an 'fhalf' command whereby said data field in all of said n - cells in said marked state is divided by two; and

5 wherein 1 is added to a leftmost bit of said data field if a least significant data bit of a cell within said associative memory device positioned to the left of each of said n - cells is in said marked state.

67. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is a 'lt' command whereby a value indicated by said 'lt' command is compared to said data field in all of said n - cells in said marked state;

5 said 'lt' command sets said marker bit of said n - cells in said marked state to said non-marked state if said value indicated by said 'lt' command is greater than said data field; and

10 said 'lt' command sets to 1 a leftmost bit of said data field of said n - cells in said marked state if said value indicated by said 'lt' command is less than said data field.

68. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is a 'flt' command whereby a value indicated by said 'flt' command is compared to said data field in all of said n - cells in said marked state;

5 said 'flt' command sets said marker bit of said n - cells in said marked state to said non-marked state if said value indicated by said 'flt' command is greater than said data field and a leftmost bit of said data field of a cell within said associative memory device positioned to the left of each of said n - cells in said marked state is zero;

10 said 'flt' command sets to 1 a leftmost bit of said data field of said n - cells in said marked state if said value indicated by said 'flt' command is less than said data field;

said 'flt' command sets to 1 a leftmost bit of said data field of said *n*- cells in said marked state if said leftmost bit of a cell within said associative memory device positioned to the left of each of said *n*- cells in said marked state is 1; and
15 said 'flt' command sets to 0 said leftmost bit of a cell within said associative memory device positioned to the left of each of said *n*- cells in said marked state.

69. The data processing system of claim 24, wherein:
 one of said plurality of instructions issued by said controller is a 'gt' command whereby a value indicated by said 'gt' command is compared to said data field in all of said *n*- cells in said marked state;
5 said 'gt' command sets said marker bit of said *n*- cells in said marked state to said non-marked state if said value indicated by said 'gt' command is less than said data field; and
 said 'gt' command sets to 1 a leftmost bit of said data field of said *n*- cells in said marked state if said value indicated by said 'gt' command is greater than
10 said data field.

70. The data processing system of claim 24, wherein:
 one of said plurality of instructions issued by said controller is a 'fgt' command whereby a value indicated by said 'fgt' command is compared to said data field in all of said *n*- cells in said marked state;
5 said 'fgt' command sets said marker bit of said *n*- cells in said marked state to said non-marked state if said value indicated by said 'fgt' command is less than said data field and a leftmost bit of said data field of a cell within said associative memory device positioned to the left of each of said *n*- cells in said marked state is zero;
10 said 'fgt' command sets to 1 a leftmost bit of said data field of said *n*- cells in said marked state if said value indicated by said 'fgt' command is greater than said data field;
 said 'fgt' command sets to 1 a leftmost bit of said data field of said *n*- cells in said marked state if said leftmost bit of a cell within said associative memory
15 device positioned to the left of each of said *n*- cells in said marked state is 1; and

said 'fgt' command sets to 0 said leftmost bit of a cell within said associative memory device positioned to the left of each of said n - cells in said marked state.

71. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is a 'test' command whereby for all of said n - cells in said marked state that contain a value indicated by said 'test' command, said 'test' command sets said marker bit to said non-marked state; and

said 'test' command assigns a predetermined value to said data field of all of said n - cells having said indicated value if a leftmost bit of a cell to the left of all of said n - cells having said indicated value is 1; and

said 'test' command clears a leftmost bit of said cell to the left of all of said n - cells having said indicated value, if said leftmost bit is 1.

72. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is an 'and' command whereby for all of said n - cells in said marked state, said 'and' command accomplishes a bitwise AND of a value indicated by said 'and' command and said data field in all of said n - cells in said marked state.

73. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is an 'or' command whereby for all of said n - cells in said marked state, said 'or' command accomplishes a bitwise OR of a value indicated by said 'or' command and said data field in all of said n - cells in said marked state.

74. The data processing system of claim 24, wherein:

one of said plurality of instructions issued by said controller is a 'xor' command whereby for all of said n - cells in said marked state, said 'xor' command accomplishes a bitwise XOR of a value indicated by said 'xor' command and said data field in all of said n - cells in said marked state.

75. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'cond'
command whereby for all of said n - cells in said marked state, said 'cond'
command switches their marked state to said non-marked state if a result of a
5 bitwise AND operation between a value indicated by said 'cond' command and
said data field of all of said n - cells in said marked state is 0.
76. The data processing system of claim 24, wherein:
one of said plurality of instructions issued by said controller is a 'ncond'
command whereby for all of said n - cells in said marked state, said 'ncond'
command switches their marked state to said non-marked state if a result of a
5 bitwise AND operation between a value indicated by said 'ncond' command and
said data field of all of said n - cells in said marked state is not 0.
77. The data processing system of claim 71, wherein:
one of said plurality of instructions issued by said controller is an 'index'
command whereby for all of said n - cells in said marked state, said 'index'
command assigns a value to each of said marked n - cells indicative of each of
5 said marked n - cells position relative to a leftmost of said n - cells.
78. The data processing system of claim 22, wherein:
said classification device determines a global state of each of said n -cells;
and
wherein said one of said plurality of instructions is executed by selected
5 cells within said associative memory device in dependence upon both said local
state and said global state of said n - cells, said execution of said instruction
occurring simultaneously in each of said selected cells within one of said clock
cycles.
79. The data processing system of claim 22, wherein:
said associative memory device allows the use of variable-length key
fields.

80. The data processing system of claim 78, wherein:
said variable-length key fields include a data field and a key field, each of
said n - cells having said data field and said key field; and
wherein data stored in each of said n - cells is alternatively considered as
5 part of said data field and said key field at different times during execution of
one of said plurality of instructions.
81. A method of processing data, said method comprising the steps of:
forming an associative memory device to contain n -cells;
configuring each of said n -cells to include a processing circuit;
issuing one of a plurality of instructions from a controller to said
5 associative memory device;
utilizing a clock device for outputting a synchronizing clock signal
comprised of a predetermined number of clock cycles per second, said clock
device outputting said synchronizing clock signal to said associative memory
device and said controller; and
10 globally communicating one of said plurality of instructions from said
controller to all of said n -cells simultaneously, within one of said clock cycles.
82. A data processing system, said data processing system comprising:
a memory device containing n -cells, each of said n -cells including a
processing circuit;
a controller for issuing one of a plurality of instructions to said associative
5 memory device;
a clock device for outputting a synchronizing clock signal comprised of a
predetermined number of clock cycles per second, said clock device outputting
said synchronizing clock signal to said associative memory device and said
controller; and
10 wherein said controller globally communicates one of said plurality of
instructions to all of said n -cells simultaneously, within one of said clock cycles.

1/5




Figure 1:

2/5




Figure 2:

3/5




Figure 3:

4/5




Figure 4: The structure of a cell.

5/5




Figure 5: The structure of the transcoder.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/38893

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 15/80

US CL : 712/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 712/20, 21, 22, 24, 2, 4, 5, 6, 9, 14

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EAST, NPL

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,317,819 B1 (MORTON) 13 November 2001 (13.11.2001), fig. 1-1.	1-82
A	US 4,983,958 A (CARRICK) 08 January 1991 (08.01.1991), fig. 1.	1-82
A	US 4,907,148 A (MORTON) 06 March 1990 (06.03.1990), fig. 3.	1-82

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

06 May 2004 (06.05.2004)

Date of mailing of the international search report

24 MAY 2004

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Facsimile No. (703)305-3230

Authorized officer

Henry W.H. Tsai

Telephone No. (703) 305-3900

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/38893

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 15/80

US CL : 712/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 712/20, 21, 22, 24, 2, 4, 5, 6, 9, 14

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EAST, NPL

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,317,819 B1 (MORTON) 13 November 2001 (13.11.2001), fig. 1-1.	1-82
A	US 4,983,958 A (CARRICK) 08 January 1991 (08.01.1991), fig. 1.	1-82
A	US 4,907,148 A (MORTON) 06 March 1990 (06.03.1990), fig. 3.	1-82

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

06 May 2004 (06.05.2004)

Date of mailing of the international search report

24 MAY 2004

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Facsimile No. (703)305-3230

Authorized officer

Henry W.H. Tsai

Telephone No. (703) 305-3900